Docket No.: 42P18014

Express Mail No.: EV339916326US

# UNITED STATES PATENT APPLICATION

#### **FOR**

# LANE TO LANE DESKEWING VIA NON-DATA SYMBOL PROCESSING FOR A SERIAL POINT TO POINT LINK

Inventors:

Lyonel Renaud David M. Puffer Sarath Kotamreddy Daren J. Schmidt Suneel G. Mitbander

Prepared by:
BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP
12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025
(310) 207-3800

# LANE TO LANE DESKEWING VIA NON-DATA SYMBOL PROCESSING FOR A SERIAL POINT TO POINT LINK

# **Background**

[0001] An embodiment of the invention is generally related to serial, point to point interconnect technology suitable for communicatively coupling elements of an electronic system, and particularly to those which have certain aspects that are in accordance with the PCI Express Base Specification 1.0a (Errata dated 7 October 2003) ("PCI Express"). Other embodiments are also described.

[0002] An electronic system is composed of several elements that are designed to communicate with one another over an input/output (I/O) interconnect of the system. For instance, a modern computer system may include the following elements: a processor, main memory, and a system interface (also referred to as a system chipset). An element may include one or more integrated circuit (IC) devices. For example, the system chipset may have a memory controller hub (MCH) device that allows the processor to communicate with system memory and a graphics element. In addition, an I/O controller hub (ICH) device may be provided that connects the processor and memory, via the MCH, to other elements of the computer system such as mass storage devices and peripheral devices. In that case, a separate, point to point link such as one defined by PCI Express may be used to allow bidirectional communication between a pair of devices, e.g. the processor and the MCH, the MCH and the graphics element, and the ICH and the mass storage device.

[0003] A PCI Express point to point link may have one or more lanes that can operate simultaneously. Each lane has dual, unidirectional paths, which are also simultaneously operable. Each path may have a single set of transmitter and receiver pairs (e.g., a transmitter in a port of Device A, a receiver in a port of Device B). In that case, the transmitter and receiver may drive and sense a transmission medium such as a pair of metal traces in a printed wiring board that may traverse a board-to-board connector. Alternatively, other transmission media may be provided, such as optical fiber.

[0004] A point to point link serves to transport various types of information between devices. At a so-called "higher layer", however, communications between peers in two devices (also referred to as a requester and a completer) may be conducted using transactions. For example, there are memory transactions that transfer data to or from a memory-mapped location. Under PCI Express, there are also message transactions that communicate miscellaneous messages and can be used for functions like interrupt signaling, error signaling, and power management.

[0005]There may be three abstract layers that "build" a transaction. The first layer may be the Transaction Layer, which begins the process of turning a request or completion data coming from a device core into a data packet for a transaction. The second architectural build layer is called the Data Link Layer; it ensures that packets going back and forth across a link are received properly (via techniques such as error control coding). The third layer is called the Physical Layer. This layer is responsible for the actual transmitting and receiving of the packet across the link. The Physical Layer in a given device interacts with its Data Link Layer (in the same device) on one side, and with the metal traces, optical fiber, or other transmission medium that is part of the link, on another side. The Physical Layer may contain circuitry for the transmitters and receivers, parallel to serial and serial to parallel converters, frequency and phase control circuits, and impedance matching circuitry. It may also contain circuitry for logic functions needed for its initialization and maintenance. A layered architecture may permit easier upgrades by, for example, allowing reuse of essentially the same Transaction and Data Link Layers, while upgrading the Physical Layer (e.g., increasing transmit and receive clock frequencies).

[0006] An example of the behavior of the Physical Layer is now given. Once power up occurs, the Physical Layers on both Device A and Device B are responsible for initializing the link and making it ready for transactions. This initialization process may include determining how many lanes should be used for the link, and at what data rate the link should operate. Sometime after the link is properly initialized, a memory read request is initiated in Device A. Eventually, a packet that includes this read request arrives at Device A's

Physical Layer, including headers, error control information, and sequence numbers added by the higher layers. The Physical Layer then takes this packet of data and transforms it into a serial data stream (perhaps after adding framing data to it), and transmits the stream using, for example, an electrical, differential signal having predefined timing rules.

[0007] Once the Physical Layer in Device B sees the signal appear at its receiver input, it samples the signal to recover the data stream, and builds the stream back into a data packet (e.g., after removing the framing). The packet is then passed up to the Data Link Layer in Device B, which strips the headers and checks for errors; if there are no errors, the packet is passed up to the Transaction Layer where the memory read request is extracted and then sent to the appropriate logic function to access the locations specified in the request.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0008] The embodiments of the invention are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings in which like references indicate similar elements. It should be noted that references to "an" embodiment of the invention in this disclosure are not necessarily to the same embodiment, and they mean at least one.

[0009] Fig. 1 illustrates a pair of integrated circuit devices that are coupled to each other via a serial point to point link.

[0010] Fig. 2 shows a block diagram of part of the link interface circuitry used to implement the serial point to point link in an integrated circuit device.

[0011] Fig. 3 depicts a block diagram of deskew circuitry for servicing in this example a link having four lanes.

[0012] Figs. 4A-4B show a detailed block diagram of example deskew circuitry for a single lane.

[0013] Fig. 5 is an example timing diagram that illustrates a deskew process.

[0014] Figs. 6A-6B show an example timing diagram of another deskew process.

[0015] Fig. 7 identifies the various elements of a multi-media desktop personal computer some of which are communicationally coupled to each other via PCI Express virtual channels (VCs).

[0016] Fig. 8 depicts a block diagram of an enterprise network.

#### **DETAILED DESCRIPTION**

deskewing of multiple lanes of a serial, point to point link. Fig. 1 illustrates a pair of integrated circuit devices that are coupled to each other via a serial point to point link. The IC devices 104 (Device A) and 108 (Device B) may be part of a computer system that contains a processor 112 and main memory 114. In this example, a serial point to point link 120 is used to communicatively couple the core of Device B with that of Device A. The link l20 has dual, unidirectional paths 122, with link interface 124 that serves to interface with the device core of each respective Device A and B.

[0018] In this embodiment, Device B is referred to as the root complex of the computer system and provides the processor 112 with I/O access to, for instance, a graphics element in Device A. The root complex may be partitioned into a graphics and memory controller hub (GMCH) and an I/O controller hub (ICH). The ICH would act as a further interface between the GMCH and other I/O devices of the system, including a non-volatile mass storage device, a pointing device such as a track pad or mouse, and a network interface controller (not shown). The point to point link 120 may be duplicated for communicatively coupling the Device B to the processor 112 and the main memory 114. Other platform architectures that feature the point to point link 120 are also possible.

[0019] The interface 124 of Fig. 1 may be viewed as implementing the multiple layer architecture (described above in the Background) for a serial point to point link. Some details of the interface 124 are illustrated in Fig. 2. The interface 124 supports independent transmit and receive paths between the transmission medium 122 and the Data Link Layer of its respective device 104, 108. In the transmit path, information in the form of data packets arrive from the Data Link Layer and are divided into symbols that are encoded by an encode block 208. A purpose of the encoding by block 208 is to embed a clock signal so that a separate clock signal need not be transmitted into the transmission medium 122. This encoding may be the well known 8B-10B where an eight bit quantity is converted into a 10 bit quantity; other encoding

schemes are possible. In some cases, such as where a separate strobe or clock signal is transmitted in the medium 122, there may be no need for such encoding.

[0020] Following encoding in block 208, the units of data (referred to here as symbols) are processed by a parallel to serial block 212 of an analog front end (AFE) transmit block 214 to yield a stream of bits. Note that a "bit" as used here may represent more than two different states, e.g. a binary bit, a ternary bit, etc. The term "bit" is used merely here for convenience and is not intended to be limited to a binary bit. The bit stream is then driven into the transmission medium 122. As explained above in the Background, this transmission medium may be a pair of metal traces formed in a printed wiring board. Other forms of the transmission medium 122 may alternatively be used, such as an optical fiber.

[0021] The series of blocks 208-214 may serve a single lane of the point to point link 120 (Fig. 1). In general, there may be more than one lane in the point to point link 120, so that a packet received from the Data Link Layer may be "striped" across multiple lanes for transmission.

[0022] Turning now to the receive side of the interface 124 shown in Fig. 2, each lane has its associated AFE receive block 224, which serves to receive a stream of information from the transmission medium 122, by for example sampling a signal in the transmission medium 122. The AFE receive block 224 translates between signaling of the transmission medium 122 and signaling of the IC device 104 (*e.g.*, on-chip, complementary metal oxide semiconductor, CMOS, logic signaling). As will be explained below, the stream of information represents sequences of M-bit symbols (where M is an integer greater than 1) that have been transmitted by the Device B over the serial point to point link 120 (see Fig. 1).

[0023] The stream of bits provided by the AFE receive block 224 is fed to symbol alignment logic 228 which serves to align or lock onto the symbols that have been received. In other words, and as will be explained below, the symbol alignment logic 228 will demarcate the correct symbol boundaries

within the received bit stream, for use by subsequent sections of the Physical Layer in the device 104.

[0024] The symbol-aligned bit stream may then be fed to decode block 232 which undoes the encoding performed by encode block 208 (*e.g.*, 10B-8B decoding, to yield symbols of information consisting of eight binary bits each).

The decoded symbols are then fed to an elastic buffer, EB 234. The EB 234 serves to compensate for any differences in the tolerance of the rate at which the symbols were transmitted in Device B and a local clock signal (local\_clk) of Device A. The local\_clk is used to unload symbols from the EB 234, as well as in some cases operate parts of lane to lane deskew circuitry 238 as explained below (in the case where the link 120 is composed of more than one lane). It should be noted that the decode block 232 (if provided) may be placed further downstream, *e.g.* at the output of the EB 234 or at the output of the deskew circuitry 238.

[0026] The unload pointer of the EB 234 may be managed to avoid overflow and underflow conditions in the elastic buffer, using predefined, special or non-data sequences of symbols that have been inserted into a data sequence, by the Device B (see Fig. 1). Briefly, to prevent underflow of the elastic buffer, the unload pointer may be stalled at an entry of the buffer that contains a non-data symbol, in response to detecting the non-data sequence. This is done while unloading the data sequence according to the changing unload pointer. This causes the load pointer to move away from the unload pointer and thereby avoid underflow.

[0027] On the other hand, to prevent overflow of the elastic buffer, the unload pointer may be changed by more than one entry so that a non-data symbol of the non-data sequence (as it is presently loaded in the buffer) is skipped, while symbols are being unloaded from the buffer. Once again, this is done in response to detecting the non-data sequence. This causes the unload pointer to move away from the load pointer, again to avoid a collision.

[0028] A symbol may be a "data" symbol that represents some payload that has been sourced by the Data Link Layer, Transaction Layer or some other

higher layer such as the device core. Alternatively, a symbol may be a "non-data" symbol, *e.g.* a special symbol generated by one of the Physical, Data Link, or Transaction Layers, to achieve some type of control over the information that is being transmitted over the serial point to point link. Several examples of such non-data symbols will be given below as PCI Express special symbols.

[0029] PCI Express defines a number of special symbols that are added to the packets that are being communicated. For instance, special symbols may be added to mark the start and stop of a packet. This is done to let the receiving device know where one packet starts and where it ends. Different special symbols are added for packets that originate in the Transaction Layer than in the Data Link Layer. In addition, there is a special symbol called "SKP" (skip) which is to be used by the Physical Layer for compensating for small differences in the operating data rates of two communicating ports. There is also a special symbol called "COM" (comma) that is to be used for lane and link initialization by the Physical Layer.

### **Deskew**

[0030] The problem of deskew as addressed here relates to links that have more than one lane. In essence, deskew is a problem because the "flight time" of information as it is transmitted from Device B and received at Device A may vary from lane to lane. Thus, although a set of symbols may be transmitted simultaneously on a corresponding set of lanes by Device B, using the same transmit clock, they cannot be expected to arrive at Device A at essentially the same time, *i.e.* without lane to lane skew. There may be several different sources for the lane to lane skew. These include, for the case where the Physical Layer transmission medium is as defined in PCI Express, on-chip differential drivers and receivers, printed wiring board impedance variations, and lane wire mismatches. Variable delays may also be injected by the serialization and deserialization logic.

[0031] Because a packet may be striped across multiple lanes, any lane to lane skew should be minimized to help ensure that the striped packet is received and processed correctly at the receiver device. Otherwise, if symbols that have been transmitted simultaneously arrive at the receiver at different

times, and are then deserialized to reconstruct a packet of data, such a packet would be most likely completely incomprehensible to the Data Link layer. Under PCI Express, predefined, non-data sequences referred to as "TS1/TS2 Ordered-Sets" may be used to determine the amount of misalignment or skew between the lanes of a given link. Fig. 3 illustrates conceptually how four sets of a four-symbol sequence that were transmitted "simultaneously" arrive in parallel but at different times in the receiver, and are subsequently aligned by the deskew circuitry.

[0032] According to an embodiment of the invention, lane to lane deskewing may be achieved via non-data symbol processing, as described below. First, two or more symbol sequences are received in parallel in Device A, where these sequences have been transmitted by Device B over the serial point to point link (see Fig. 2). Each symbol sequence includes an instance of a first non-data symbol (e.g., the PCI Express COM). The symbol sequences are buffered to compensate for the tolerances allowed for the transmit clock of Device B and the receive clock of Device A. Referring again back to Fig. 2, such buffering may be accomplished by the elastic buffer (EB) 234. This buffering, however, may also cause a change in the number of times an instance of a second non-data symbol (e.g., PCI Express SKP) occurs in a given symbol sequence. Thus, in addition to the standard sources of skew mentioned above, the action of the EB 234 may induce further lane to lane skew.

An embodiment of the invention is directed to a two part deskew process. The first part aligns an instance of the first non-data symbol in every one of the buffered symbol sequences of the link. This process results in a certain adjustment in the delays that are presented to each sequence, by the buffering effect of the deskew logic. Once this part is complete, the second part may be invoked to equalize the number of instances of the second non-data symbol that follow an instance of the first non-data symbol (in every one of the symbol sequences). An example using special symbols defined under PCI Express will now be described. It should be noted that other types of non-data symbols, including different first and second non-data symbols, may be used to achieve the deskew described here. In addition, either of these first and second parts of the deskew process may be used separately, or in combination with

other symbol processing, to achieve reliable multi-lane communications for a serial point to point link.

[0034] Beginning with Fig. 3, this figure shows a block diagram of deskew circuitry for servicing in this example a link having four lanes. Each is receiving 10-bit symbols from the EB 234 (see Fig. 2). Although these are shown as 10-bit symbols, the embodiment of Fig. 2 may actually provide 8-bit symbols because of the presence of the decode block 232. Other symbol sizes are alternatively possible.

[0035] Each lane has its own lane deskew logic 304 which receives its respective symbol sequence. In addition, the lane deskew logic 304 receives control signals from a portion of a link initialization unit 308 that may act as a supervisor for the deskew process. These control signals include: a deskew enable control signal (per lane); and a control signal that indicates that the first non-data symbol has been detected on all lanes of the link (all\_com\_det). Each instance of the lane deskew logic 304 also provides at its output its respective, forwarded symbol sequence (with reduced skew).

[0036] According to an embodiment of the invention, the lane deskew logic may be implemented by the hardware shown in Figs. 4A-4B. A deskew buffer 404 (which may have a first in first out structure, also referred to as a queue) is provided with a depth of in this example seven entries (0, 1,...6). The depth of the buffer 404 should be selected in view of an upper limit on the allowable skew provided in a design specification for the link. The same buffer 404 may be used for both the first and second deskew processes.

[0037] Still referring to Fig. 4A, write pointer logic 408 is designed to load a buffered, symbol sequence into the deskew buffer 404. In the first part of the deskew process, the value of the write pointer is changed or updated sequentially according to the local clock, lgclk, which is also used to read the buffered symbols out of the EB 234 (see Fig. 2). Note that the write pointer may be incremented, that is changed by one entry, for each cycle of lgclk, under normal circumstances, as well as during the first part of the deskew process, even when the read pointer as described below has been stalled. However, in the second part of the deskew process, the write pointer is controlled such that

the second non-data symbol (e.g. SKP) may never be written into the buffer. The second non-data symbol is the one that is substituted when the read pointer is stalled (during the first part of the deskew process). Avoiding the actual writing of the second non-data symbol to the buffer (during the second part) helps avoid an eventual buffer overflow condition.

[0038] Fig. 4B shows read pointer logic 412 that provides a read pointer, to unload the buffered, symbol sequence from the deskew buffer 404. For example, the read pointer is incremented according to each cycle of lgclk unless the first non-data symbol (*e.g.*, COM) appears at the outlet of the buffer 404.

The deskew circuitry shown in Fig. 4B also includes control logic 416 that is coupled to the read pointer logic 412. The logic may be activated once the enable control signal gi\_gb\_dskew\_en (as well as perhaps an indication that symbol alignment has occurred, namely via gp\_gi\_kalignlck) has been asserted. In response to the first instance of the first non-data symbol (e.g., COM) appearing at an outlet of the buffer 404, the control logic 416 can stall the read pointer, in this example through selection of the "01" input of a multiplexer as shown. In addition, control logic 416 can generate an instance of the second non-data symbol (e.g., SKP) at an output of the lane deskew logic through which the buffered symbol sequence dskw\_data[7:0] is forwarded. The control logic 416 may release the read pointer (and stop generating instances of the second non-data symbol) once the first non-data symbol has appeared at an output of the deskew buffer 404 in every lane of the link.

[0040] Operation of the first part of the deskew process, using the hardware of Figs. 4A-4B as an example, is depicted in the timing diagram of Fig. 5. This timing diagram shows waveforms associated with two different lanes of the link where lane 0 may be the first one to receive the first non-data symbol COM and lane 1 is the last lane to receive a COM.

[0041] Note how the write pointer wrptr is incremented in each cycle of lgclk (and wraps around to 0 in cycle 8). The inlet of the buffer 404 is represented by ebuff\_out[7:0] while its output is represented by FIFO\_dataout. The indication dskew\_char is a flag that also arrives at the inlet of the buffer

404 (from the EB 234, see Fig. 2). This flag is aligned with the arriving COM symbol as seen in cycle 2.

[0042] When this COM is detected at the outlet of the buffer 404, and in particular in cycle 3, the FIFO\_dskew\_char flag is asserted which immediately causes the gen\_skp flag to also be asserted. This means that the rdptr is stalled at its present value of 001, while an instance of the second non-data symbol SKP is generated (beginning with cycle 3) in dskw\_data[7:0]. The situation in cycle 3 continues until the last lane of the link has received a COM at the inlet of its buffer 404. Thus, referring now to the timing diagram for lane 1, this lane is the last lane that has receive a COM which happens to be in cycle 5 of lgclk. This occurrence is then decoded such that in the next cycle, the gi\_gp\_dskewchar\_all\_detect flag is asserted (or gi\_gp\_all\_com\_det by the link initialization unit 308, see Fig. 3). Thus, lane 0, in cycle 6, forwards the buffered COM, rather than the generated SKP, at its output dskw\_data[7:0]. The signal gi\_gp\_dskewchar\_all\_detect, when asserted, means that all lanes of the link have "seen" the first non-data symbol, such that the rdptr for each lane may now be released from its stall state.

[0043] Note that the write pointers for all lanes continue to be incremented in each cycle of lgclk, unless the second non-data signal (here, SKP) is detected at the inlet of the buffer 404. For the PCI Express embodiment, the process looks for the COM at the inlet of the buffer 404 where this COM is not that of a SKP Ordered-Set. The SKP Ordered-Set as explained above is an example of a non-data sequence that is defined under PCI Express as consisting of a single COM followed by a one to five instances of SKP. To illustrate an SKP Ordered-Set, imagine that, in the timing diagram of Fig. 5, DATA 1, DATA 2, and DATA 3 (which are said to "follow" COM) are instead each an instance of the non-data symbol SKP.

[0044] The first part of the deskew process, also referred to as deskew using COM for the PCI Express embodiment, results in alignment of the COM in all lanes of a link, by inserting one or more instances of SKP preceding the COM. This can be seen in Fig. 5, by comparing the output deskewed data for lane 0 (dskw\_data[7:0]) with the corresponding deskewed output for lane 1.

Note how the COMs are aligned in cycle 6 of lgclk, achieved by inserting three instances of SKP that precede the COM, in clock cycles 3-5.

[0045] The above described first part of the deskew process (deskew using COM) may be performed during training, prior to initialization of the link. The first part may be followed by the second part, an example of which is illustrated in Figs. 6A-6B. For the PCI Express embodiment, the second part of the deskew process is also referred to as deskew using SKP. This second part may be performed only when a link initialization unit or some other higher level symbol processing unit asserts a further enable symbol gi\_gp\_skpdskew\_en (see Figs. 4A-4B). The deskew logic circuitry, as illustrated in Figs. 4A-4B, for example, now watches for an indication of an instance of the first non-data symbol (e.g., COM) followed by an instance of the second non-data symbol (e.g., SKP). These two symbols are an example of the PCI Express SKP Ordered-Set, although in general other non-data sequences will also work. In the embodiment of Figs. 4A-4B, this indication is given by the assertion of eb\_dskw\_skpdet obtained from the EB 234. This indication may also set a flag indicating that an SKP Ordered-Set is being processed. If this flag is set, and a non-SKP data symbol is detected following an SKP, then that would signal the end of the SKP Ordered-Set. See last SKP detect logic 418, which signals when the last SKP in the SKP Ordered-Set has been detected. Meanwhile, the data symbol sequence is loaded into the deskew buffer 404, along with the dskew\_char attribute being set. However, in this embodiment, all intermediate SKP symbols, from the start of the SKP Ordered-Set to its end, are not written into the deskew buffer 404.

Turning to the outlet of the deskew buffer 404, if the dskew\_char attribute is set, then the read pointer is stalled at its current position (again via control logic 416 and pointer logic 412). This can be seen in the timing diagram of Fig. 6A, for lane 0, where the rdptr has been stalled beginning at clock cycle 4. Also, note how the output of the deskew buffer, that is FIFO\_dataout is uncertain in cycles 3 and 4, whereas the output for the lane (dskw\_data[7:0]) shows two instances of SKP having been generated. That is because the SKP symbols that appear in cycles 2 and 3, at the outlet of the EB 234, are not written into the deskew buffer 404.

[0047] Fig. 6B shows lane 1 which is in this case an example of a lane that has received no instances of SKP in what was an SKP Ordered-Set prior to the elastic buffer, EB 234 (Fig. 2). The non-data sequence in this case consists of a single instance of COM arriving from the elastic buffer (cycle 1). This symbol would nonetheless be considered an SKP Ordered-Set (because it is aligned with the corresponding sequence in lane 0). Accordingly, the ep\_dskw\_skpdet indication is also set when the COM is received in cycle 1. If an instance of SKP has been detected in other lanes (here lane 0 for example), then the skp\_detect\_vld indication is set as in cycle 2, signifying that there is at least one SKP that will need to be inserted for the output of lane 1. Accordingly, at the start of cycle 3, an instance of SKP is generated at the output (dskw\_data). Additional instances of SKP will continue to be generated for lane 1, so long as the relevant deskew character, in this case the last instance of SKP in the longest Ordered-Set of the link, has not been detected at the inlet of a deskew buffer of any lane of the link. For the example of Figs. 6A-6B, the gi\_gp\_dskewchar\_all\_detect flag is asserted beginning with cycle 5 indicating the end of the longest SKP Ordered-Set. This leads to the read pointer in lane 1 being released with cycle 5, such that the data symbol in the deskew buffer for lane 1 (here, DATA 1) is provided at the output for lane 1. It can be therefore seen that the sequence of symbols DATA 0, COM, SKP, SKP, DATA 1, DATA 2, DATA 3, ... are all aligned in lane 0 and in lane 1 (as dskw\_data).

The following recaps some of the rules for operating the read and write pointers, according to certain embodiments of the invention. With respect to the write pointer, this pointer may be activated, *e.g.* incremented according to lgclk, as soon as a training sequence has been initiated for the link. The write pointer may be incremented under all circumstances except the following (where the write pointer will hold or be stalled at its present value): a) the second non-data symbol (*e.g.*, SKP) has been detected at the inlet of the corresponding deskew buffer; or b) the link is in the X1 configuration, that is a single lane.

[0049] Turning now to the read pointer, this pointer may be activated as soon as the write pointer has been activated. The following are conditions under which the read pointer may not be incremented, that is it is stalled: a)

the read pointer is equal to the write pointer (also referred to as pointer collision meaning that the deskew process cannot be performed); b) an indication at the outlet of the deskew buffer that a deskew character or symbol (e.g., COM or SKP) has been detected, but that such a symbol has not been detected in all lanes of the link; or c) the link is in the single lane configuration. Note that the signal gp\_gi\_dskewchar\_detect (Figs. 5 and 6) is a single signal that may be used to indicate the presence of either type of deskewing character, e.g. either a COM or SKP.

# Other System Embodiments

[0050] The above-described link interface circuitry and methodology may also be implemented in IC devices that are designed to communicate via a serial, point to point interconnect technology that provides isochronous support for multimedia. Isochronous support is a specific type of QoS (Quality of Service) guarantee that data is delivered using a deterministic and time-dependent method. Platform-based isochronous support relies on a documented system design methodology that allows an application that requires a constant or dedicated level of access to system resources to gain the required bandwidth at a given time interval.

[0051] An example is that of watching an employee broadcast that originates from the company's CEO, on a desktop while working on a report, as shown in Fig. 7. Data is routed from the intranet into the desktop main memory where the application utilizes the data to create an audio stream sent to the user's headphones via an add-in card and a video stream sent to the display via a graphics controller. If simultaneous operations are occurring within the desktop personal computer (PC), such as disk reads, data coming off the Internet, word processing, email, and so on, there is no guarantee that the audio and video stream will be truly glitchless. Data is delivered on a "best effort" method only. The user may experience skips or stalls as applications compete for the same resources. Isochrony in PCI Express solves this problem by establishing a mechanism to guarantee that time-sensitive applications are able to secure adequate system resources. For example, in Fig. 7, the video

time-sensitive data would be guaranteed adequate bandwidth to prevent skips at the expense of non-critical data such as email.

The above-described link interface circuitry and methodology [0052]may also be implemented in IC devices that are designed to communicate via a serial point to point link technology that is used in communications equipment, from embedded applications to chassis-based switching systems. In advanced switching, mechanisms are provided to send packets peer-to-peer through the switch fabric. These markets also benefit from the server class hardware-based error detection that is available with PCI Express. There may be two main types of usages within communications equipment, control plane processing and data plane processing. Control plane refers to the control and configuration of the system. The serial link may be used as the interface to configure and control processors and cards within a large number of systems. Chassis-based building switches typically have various cards that can be inserted and used. Chassis-based switches may offer field-upgradeability. Most switching systems offer the ability to only populate half of the chassis initially and add cards with additional ports or faster speed connections as demand or the number of users increase. The serial link technology could be used as a control plane interconnect to configure and monitor the different types of cards installed within the system. The enumeration and established configuration protocol within PCI Express, for example, lends itself to a low pin count, high bandwidth interface to configure cards and services.

[0053] The data plane refers to the actual path that the data flows. In the data plane, an advanced switching extension may define mechanisms to encapsulate and send PCI Express data packets across peer-to-peer links through the switch fabric.

[0054] The PCI Express core architecture may provide a solid foundation for meeting new interconnect needs. The Advanced Switching (AS) architecture overlays on this core and establishes an efficient, scalable, and extensible switch fabric through the use of a specific AS header inserted in front of the PCI Express data packet at the Transaction Layer. AS switches only examine the contents of the header that provide routing information (where to

send the packet), traffic class ID (quality of service information), congestion avoidance (for preventing traffic jams), packet size, and protocol encapsulation. By separating the routing information, switch designs are simpler and cost-effective. Additionally, adding an external header to the packet enables the switch fabric to encapsulate any number of existing protocols.

[0055] The above-described link interface circuitry and methodology may also be implemented in IC devices that are designed to communicate via a serial point to point interconnect technology that is used for network connections (in place of Gigabit Ethernet, for example). The network connection may be for corporate mobile and desktop computers for sharing files, sending emails, and browsing the Internet. Servers as well as communications equipment may be expected to implement such network connections. An example of such a network connection within the enterprise network is shown in Fig. 8.

[0056] Although the above examples may describe embodiments of the invention in the context of combinational and sequential logic circuits, other embodiments of the invention can be implemented by way of software. For example, some embodiments may be provided as a computer program product or software which may include a machine or computer-readable medium having stored thereon instructions which may be used to program a computer (or other electronic devices) to perform a process according to an embodiment of the invention. In other embodiments, operations might be performed by specific hardware components that contain microcode, hardwired logic, or by any combination of programmed computer components and custom hardware components.

[0057] Further, a design may go through various stages, from creation to simulation to fabrication. Data representing a design may represent the design in a number of manners. First, as is useful in simulations, the hardware may be represented using a hardware description language or another functional description language. Additionally, a circuit level model with logic and/or transistor gates may be produced at some stages of the design process. Furthermore, most designs, at some stage, reach a level of data representing the

physical placement of various devices in the hardware model. In the case where conventional semiconductor fabrication techniques are used, data representing a hardware model may be the data specifying the presence or absence of various features on different mask layers for masks used to produce the integrated circuit. In any representation of the design, the data may be stored in any form of a machine-readable medium. An optical or electrical wave modulated or otherwise generated to transmit such information, a memory, or a magnetic or optical storage such as a disc may be the machine readable medium. Any of these mediums may "carry" or "indicate" the design or software information. When an electrical carrier wave indicating or carrying the code or design is transmitted, to the extent that copying, buffering, or retransmission of the electrical signal is performed, a new copy is made. Thus, a communication provider or a network provider may make copies of an article (a carrier wave) that features an embodiment of the invention.

[0058]To summarize, various embodiments of a method and apparatus for lane to lane deskewing of a serial point to point link have been described. In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. For example, although the system embodiment has been described using the serial point to point link as a chip to chip connection between two devices on a printed wiring board such as in a desktop, server, or notebook computer, the deskewing technique may also be used with serial point to point links that are part of an external bus for connecting the computer to a peripheral such as a keyboard, monitor, external mass storage device, or camera. The point to point link may be used in not only computer systems, but also dedicated communications products such as mobile phone units, telecommunication switches, and data network routers. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.